A probabilistic model of memory acceses for efficient CPU caching [electronic resource]
- Subhasis Das.
- Physical description
- 1 online resource.
Also available at
At the library
Limited on-site access
Researchers in the Stanford community can request to view these materials in the Special Collections Reading Room. Entry to the Reading Room is by appointment only.
|3781 2016 D||In-library use|
Item is featured in an exhibit Item is featured in exhibits
- Das, Subhasis.
- Dally, William J. primary advisor.
- Aamodt, Tor M., advisor.
- Rosenblum, Mendel, advisor.
- Stanford University. Department of Electrical Engineering.
- The memory hierarchy in a modern processor -- the main memory and different cache levels, consumes about half of the full system energy. We reduce the memory hierarchy energy by three methods: a) reducing main memory accesses by building better last level cache replacement policies, b) reducing wire energy in LLCs by doing intelligent placement and movement of data, and, c) reducing L1 access energy by performing accurate assignment of cache ways to memory access instructions. To design these policies, we propose a new model for program access patterns: the IID Sequence Model (ISM), which uses the reuse distance distributions of different cache lines. We show that a) our proposed Probabilistic Replacement Policy (PRP) reduces LLC misses by 6.6% over state-of-the-art replacement policies such as SHiP , b) Sub-Level Insertion Policy (SLIP), which places and moves cache lines according to their reuse distance distribution, reduces L2 energy by 35% and L3 energy by 22%, and, c) Cache Way Assignment (CWA) reduces L1D cache energy consumption by 14% by reducing way mispredictions.
- Publication date
- Submitted to the Department of Electrical Engineering.
- Thesis (Ph.D.)--Stanford University, 2016.
Browse related items
Start at call number: