FPGA design, simulation and prototyping of a high speed 32-bit pipeline multiplier based on Vedic mathematics