Efficient FPGA hardware development: A multi-language approach